

Refine Search

Search Results -

Terms	Documents
L1.clm. and (configur\$5 same multiplex\$3).clm.	6

Database:

US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database

US OCR Full-Text Database

EPO Abstracts Database

JPO Abstracts Database

Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:

L3

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Thursday, June 22, 2006 [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

Hit Count Set Name

result set

DB=PGPB; PLUR=YES; OP=OR

L3 11.clm. and (configur\$5 same multiplex\$3).clm. 6 L3L2 11 and (configur\$5 same multiplex\$3) 44 L2L1 "first bus" same "second bus" same multiplex\$3 96 L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
"first bus" same "second bus" same multiplex\$3	351

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L1

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Thursday, June 22, 2006 [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L1 "first bus" same "second bus" same multiplex\$3

Hit Count Set Name

result set

351 L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
"first bus" same "second bus" same multiplex\$3	46

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L2

Search History

DATE: Thursday, June 22, 2006 [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

Hit Count Set Name

result set

DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

L2 "first bus" same "second bus" same multiplex\$3

46

L2

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L1 "first bus" same "second bus" same multiplex\$3

351

L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
(709/253 713/1 713/323 716/12 370/464 370/362 370/364 370/357 370/916 712/29 710/316 710/302 710/303 710/304 710/104 710/72 710/305 710/107 710/307 710/317 710/37).ccls.	10927

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L3

Refine Search

Recall Text

Clear

Interrupt

Search History

 DATE: Thursday, June 22, 2006 [Printable Copy](#) [Create Case](#)

Set
Name Query
 side by
 side

Hit
Count
Set
Name
 result
 set

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L3 710/316,302-
 304,104,72,305,107,307,317,37;713/1,323;370/464,362,364,357,916;712/29;709/253;716/12.ccls. 10927 L3

DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

L2 "first bus" same "second bus" same multiplex\$3

46 L2

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L1 "first bus" same "second bus" same multiplex\$3

351 L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L4 and (configur\$5 same multiplex\$3)	23

Database:

- US Pre-Grant Publication Full-Text Database
- US Patents Full-Text Database
- US OCR Full-Text Database
- EPO Abstracts Database
- JPO Abstracts Database
- Derwent World Patents Index
- IBM Technical Disclosure Bulletins

Search:

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Thursday, June 22, 2006 [Printable Copy](#) [Create Case](#)

Set
Name Query
side by
side

Hit
Count
Set
Name
result
set

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L5 L4 and (configur\$5 same multiplex\$3)

23 L5

L4 11 and L3

59 L4

L3 710/316,302-

304,104,72,305,107,307,317,37;713/1,323;370/464,362,364,357,916;712/29;709/253;716/12.ccls.

10927 L3

DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

L2 "first bus" same "second bus" same multiplex\$3

46 L2

DB=PGPB,USPT,USOC; PLUR=YES; OP=OR

L1 "first bus" same "second bus" same multiplex\$3

351 L1

END OF SEARCH HISTORY

EAST - [Untitled1:1]

File View Edit Tools Window Help

Search List Show Queue Clear

DBs USPAT

Default operator OR

☒ Plurals

☒ Highlight all hit terms initially

☒ Drafts
☒ Pending
☒ **Active**
 ☒ L1: (254) "first bus" same
 ☒ L2: (96) l1 and (configur\$5 same multiplex\$5)
 ☒ L3: (24) l1 same (configur\$5 same multiplex\$5)
☒ Failed
☒ Saved
☒ Favorites
☒ Tagged (0)
☒ UDC
☒ Queue
☒ Trash

☒ BRS form
☒ IS&R form
☒ Image
☒ Text
☒ HTML

	Type	L #	Hits	Search Text	DBs	Time Stamp	Comment	Error	Definit	Er
1	BRS	L1	254	"first bus" same	USPA	2006/06/2				
				"second bus" same mul	T	2 14:07				
2	BRS	L2	96	l1 and (configur\$5	USPA	2006/06/2				
				same multiplex\$5)	T	2 14:08				
3	BRS	L3	24	l1 same (configur\$5	USPA	2006/06/2				
				same multiplex\$5)	T	2 14:08				

EAST - [Untitled1:1]

File View Edit Tools Window Help

☐ Drafts
☐ Pending
☒ Active
 L1: (254) "first bus" s
 L2: (96) 11 and (confi
 L3: (24) 11 same (confi
☐ Failed
☐ Saved
☐ Favorites
☐ Tagged (0)
☐ UDC
☐ Queue
☐ Trash

Search
 DBs: USPAT ☒ Plurals
 Default operator: OR
☒ Highlight all hit terms initially

11 same (configur\$5 same multiplex\$5)

	U	1	Document ID	Issue Dat	Pages	Title	Current OR	Current X
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6977520	20051220	14	Time-multiplexed	326/38	326/46
			B1			routing in a programmab		
2	<input type="checkbox"/>	<input type="checkbox"/>	US 6934781	20050823	17	System and method for	710/118	370/447;
			B2			effectively performing		710/116
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6898730	20050524	10	System and method for	714/7	714/43
			B1			fail-over switching in		
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6877060	20050405	11	Dynamic delayed	710/310	710/105;
			B2			transaction buffer conf		710/56
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6836106	20041228	10	Apparatus and method	324/100	324/763;
			B1			for testing semiconduct		324/765
6	<input type="checkbox"/>	<input type="checkbox"/>	US 6816955	20041109	26	Logic for providing	711/168	365/230.0
			B1			arbitration for synchro		:
7	<input type="checkbox"/>	<input type="checkbox"/>	US 6781590	20040824	96	Graphic processing	345/538	345/559;
			B2			system having bus conn		345/589
8	<input type="checkbox"/>	<input type="checkbox"/>	US 6748469	20040608	9	Parallel/serial SCSI	710/71	710/313
			B1			with legacy support		
9	<input type="checkbox"/>	<input type="checkbox"/>	US 6633944	20031014	11	AHB segmentation bridge	710/306	370/402;
			B1			between busses having d		710/100;
10	<input type="checkbox"/>	<input type="checkbox"/>	US 6573749	20030603	11	Method and apparatus	326/41	326/39;
			B2			for incorporating a mul		708/232
11	<input type="checkbox"/>	<input type="checkbox"/>	US 6463489	20021008	16	System and method for	710/107	710/240



Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)[SUPPORT](#)

Results for "(((first bus) and (second bus)<in>metadata) <and> (multiplex*<in>metadata))&..."

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

e-mail printer friendly

» Search Options

[View Session History](#)[New Search](#)

Modify Search

☐ Check to search only within this results set

» Key

Display Format: ☒ Citation ☐ Citation & Abstract

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE - All Rights Reserved



Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((first bus) and (second bus)<in>metadata)"

Your search matched 1 of 1360403 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail print friendly

» Search Options

[View Session History](#)
[New Search](#)

Modify Search

((first bus) and (second bus)<in>metadata)

Search

☐ Check to search only within this results set

 Display Format: ☒ Citation ☐ Citation & Abstract

view selected items

[Select All](#) [Deselect All](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard



1. Hardware support: a cache lock mechanism without retry

Chuleui Hong; Kyeongmo Park; Yeong-Tae Song;


[Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing, 2005 and First ACIS International Workshop on Self-Assembling Wireless Networks, SNPD/SAWN 2005, Sixth International Conference on](#)
 23-25 May 2005 Page(s):44 - 49

Digital Object Identifier 10.1109/SNPD-SAWN.2005.41

[AbstractPlus](#) | Full Text: [PDF](#)(128 KB) IEEE CNF

[Rights and Permissions](#)
[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2005 IEEE -- All Rights Reserved





AbstractPlus

[BROWSE](#)[SEARCH](#)[IEEE Xplore GUIDE](#)[SUPPORT](#)[View Search Results](#)
[e-mail](#) [print](#) [index friendly](#)

Access this document

 Full Text: [PDF](#) (128 KB)

Download this citation

Choose [Citation & Abstract](#)Download [ASCII Text](#)[» Learn More](#)

Rights and Permissions

[» Learn More](#)

Hardware support: a cache lock mechanism without retry

[Chuleui Hong](#), [Kyeongmo Park](#), [Yeong-Tae Song](#)
Software Sch., Sangmyung Univ., Seoul, South Korea

This paper appears in: [Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing, 2005 and First ACIS International Workshop on Self-Assembling Wireless Networks, SNPD/SAWN 2005, Sixth International Conference on](#)

Publication Date: 23-25 May 2005

On page(s): 44 - 49

Number of Pages: xiii+492

INSPEC Accession Number: 8597826

Digital Object Identifier: 10.1109/SNPD-SAWN.2005.41

Posted online: 2005-06-06 09:07:11.0

Abstract

A lock mechanism is essential for synchronization on the multiprocessor systems. The conventional queuing lock has **two bus** traffics that are the initial and retry of the lock-read. This paper proposes the new locking protocol, called WPV (waiting processor variable) lock mechanism, which has only one lock-read bus traffic command. The WPV mechanism accesses the shared data in the initial lock-read phase that is held in the pipelined protocol until the shared data is transferred. The WPV mechanism also uses the cache state lock mechanism to reduce the locking overhead and guarantees the FIFO lock operations in the multiple lock contentions. In this paper, we also derive the analytical model of WPV lock mechanism as well as conventional memory and cache queuing lock mechanisms. The simulation results on the WPV lock mechanism show that about 50% of access time is reduced comparing with the conventional queuing lock mechanism.

Index Terms

inspec

Controlled Indexing

[cache storage](#) [multiprocessing systems](#) [protocols](#) [queueing theory](#) [synchronisation](#) [system buses](#)

Non-controlled Indexing

[FIFO lock operation](#) [bus traffics](#) [cache lock](#) [cache queuing](#) [hardware support](#) [lock-read](#) [locking protocol](#)
[multiprocessor system](#) [pipelined protocol](#) [queueing lock](#) [synchronization](#) [waiting processor variable](#)

Author Keywords

Not Available

References

No references available on IEEE Xplore.

Citing Documents

No citing documents available on IEEE Xplore.

[View Search Results](#)
 Indexed by
[Help](#) [Contact Us](#) [Privacy & Security](#) [IEEE.org](#)

© Copyright 2006 IEEE - All Rights Reserved